2023, Volume 7 Special Issue 1
A Glitch-free Clock Multiplexer for Non-Continuously Running Clocks
AUTHOR(S)
Dr. R. Senthamil Selvan, P. Sasikala, M. Suparna, N. Vamsi Krishna, A. Vinod Kumar
DOI: https://doi.org/10.46647/ijetms.2023.v07si01.001
ABSTRACT
Modern system-on-chips frequently integrate blocks that, based on the state of the circuit, require the triggering of two or more clock sources. Such systems bring glitch-free clock multiplexers to choose the required clock. Modern solutions have the particular issue that they require running clocks to switch from one source to another. In this project, a new clock multiplexer is introduced that gets around this restriction and makes it possible to switch the clock even if it ceases operating before switching has taken place. The inclusion of the multiplexer in a RADHARD 1.6–2.5Gbps SERDES for space uses has demonstrated the multiplexer's applicability in silicon.
Page No: 1 - 6
References:
[1] R. Mahmud. (2003, Jun.) Techniques to make clock switching glitch free. [Online]. Available: https://www. eetimes.com/document.asp?doc_id=1202359
[2] R. Ginosar, “Fourteen Ways to Fool Your Synchronizer,” in Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems. Washington, DC, USA: IEEE Computer Society, 2003, pp. 89–. [Online]. Available:
http://portal.acm.org/citation.cfm?id= 785169.785383
[3] M. E. Heimann, “Glitch-free clock multiplexer,” US Patent 5 357 146A, 1994. [Online]. Available: https:
//patents.google.com/patent/US5357146A/en
[4] J. P. Miller and M. S. Vacanti, “Glitchless clock switch circuit,” US Patent 6 275 546B1, 2001. [Online]. Avail- able: https://patents.google.com/patent/US6275546B1
[5] S. P. Young, “Clock multiplexer circuit with glitchless switching,” US Patent 6 429 698B1, 2002. [Online].
Available: https://patents.google.com/patent/US6429698
[6] B. S. Haroun, H.-C. Lin, and T. Foo, “Glitch free clock multiplexing circuit with asynchronous switch control and minimum switch over time,” US Patent6 784 699B2, 2004. [Online]. Available: https://patents. google.com/patent/US6784699
[7] A. Klindworth, “Secure asynchronous clock multiplexer,” US Patent 6 535 048B1, 2003.
[8] F. Boutaud, “Glitch free clock select switch,” USPatent 6 600 345B1, 2003. [Online]. Available: https:
//patents.google.com/patent/US6600345B1
[9] G. A. Lapiana, “Glitch free asynchrnous clock multiplexer,” US Patent 20 180 145 689, 2018. [On-line]. Available: http://www.freepatentsonline.com/y2018/ 0145689.html
[10] C. Walker, R. Parry, and J. A. Drummond-murray, “Glitch free clock multiplexer circuit,” US Patent 6 265 930, 2001. [Online]. Available: http://www.freepatentsonline. com/6265930.html
[11] (2019, Feb.) Glitch free clock multiplexer(mux).RTLery. [Online]. Available: http://rtlery.com/ components/glitch- free-clock-multiplexermux
[12] V. Petrovic and M. Krstic, “Design Flow for Radhard TMR Flip-Flops,” in Design and Diagnostics of Electronic Circuits Systems (DDECS), 2015 IEEE 18th International Symposium on, April 2015, pp. 203–208.
How to Cite This Article:
Dr. R. Senthamil Selvan, P. Sasikala, M. Suparna, N. Vamsi Krishna, A. Vinod Kumar
. A Glitch-free Clock Multiplexer for Non-Continuously Running Clocks
. ijetms;7(s1):1-6. DOI: 10.46647/ijetms.2023.v07si01.001