Design of FIR Filter Based on HDL Coder

AUTHOR(S)

Bhavani S, Ganga Bhargavi A, Chinna Reddaiah B, Divya D, Asha A

DOI: https://doi.org/10.46647/ijetms.2023.v07si01.013

ABSTRACT
HDL Coder is a common Verilog code generation tool. An FIR filter is used with basic structure, word length and coefficients is built, and Verilog code is generated by using HDL Coder tool. The result shows that HDL Coder has advantages in consumption in logic elements and pin consumption. Majorly advantange in logical elements consumption. So, power consumption is reduced. Due to this area will be reduced power dissipation also reduced.

Page No: 84 - 86

References:

 [[1] Dempster, A.G, Macleod, Circuits and Systems II:
Analog and Digital Signal Processing, (1995).
[2] Dongyun L, System simulation technology, p.13(2018).
[3] Besbes M , Sad S H , M'Sahli F, IETE Journal of Research, p.1-9(2020).
[4] Liacha A , Oudjida A K , Ferguene F , et al, IET Circuits, Devices and Systems, 12, p.1-11(2018). [5] Enzeng D , Mingfeng Y , Cong Z , et al, International Journal of Bifurcation & Chaos, p.28(2018). .

How to Cite This Article:
Bhavani S, Ganga Bhargavi A, Chinna Reddaiah B, Divya D, Asha A . Design of FIR Filter Based on HDL Coder . ijetms;7(s1):84-86. DOI: 10.46647/ijetms.2023.v07si01.013