ARImplementation of Error Detection and Correction Codes for Space Engineering Applications using VLSI

AUTHOR(S)

P.Praveen Kumar, V.Susmitha, K.Rajesh, Shaik Idrus Basha, B.Thilak

DOI: https://doi.org/10.46647/ijetms.2023.v07si01.023

ABSTRACT
Because of technological scaling, on-chip memories in a die experience bit errors as a result of single events or multiple cell disruptions caused by environmental factors like cosmic radiation, alpha and neutron particles, or the space environment's maximum temperature. This results in data corruption. The damaged data over a communication channel is identified and corrected by error detection and correction techniques (ECC). It is suggested in this research to weaken radiation-induced MCUs in memory for space applications by using an enhanced error correction 2-dimensional coding based on the divide-symbol. The XOR operation was used to assess the diagonal bits, parity bits, and check bits for data encoding. The encoded bits and the recalculated encoded bits were again XOR ed in order to extract the data. Following analysis, there is a procedure of verification, selection, and correction.Xilinx Vivado was used to simulate and synthesise the suggested design, which was then implemented in Verilog HDL. As compared to well-known existing approaches, this encoding-decoding procedure uses less power, takes up less space, and has shorter latency.

Page No: 149 - 156

References:

 [1] E. Ibe, S. Chung, S. Wen, H. Yamaguchi, Y. Yahagi, H. Kameyama, S. Yamamoto and T.Akioka (2006), “Spreading diversity in multi-cell neutron-induced upsets with device scaling,” in Proc. IEEE Custom Integrated Circuit Conf., pp. 437-444.
[2] P. Reviriego, J.A. Maestro and C. Cervantes (2007), “Reliability
analysis of memories suffering multiple bit upsets,” IEEE Trans.
Device Mater. Rel., vol. 7, no. 4, pp. 592-601.
[3] G. C. Yang (1995), “Reliability of semiconductor RAMs with soft - error scrubbing techniques,”IEEE Proc.Computers and Digital techniques, vol. 142, no. 5, pp. 337-344.
[4] P. Reviriego, J. Maestro, S. Wen and R.Wong(2010), “Protection of memories suffering MCUs through the selection of the optimal interleaving distance,” IEEE Trans. On nuclear science.,vol.57, no.4,pp.2124-2128.
[5] Z. Ming, X. Li Yi and L. Hong Wei (2011), “New SEC-DED-DAEC codes for multiple bit upsets mitigation in memory,” IEEE/IFIP 19th international conference on VLSI and system-on-chip., pp. 254-259.
[6] P. Reviriego, S. Liu, L. Xiao and J. Maestro (2015), ”An efficient single and double-adjacent error correcting parallel decoder for the (24, 12) extended golay code,” IEEE Trans. On very large scale integration (VLSI) systems, pp. 1-4.
[7] J. Guo, L. Xiao, Z. Mao and Q. Zhao (2013), “Enhanced memory reliability against multiple cell upsets using decimal matrix code,” IEEE Trans. On very large scale integration (VLSI) systems., pp. 1-4.
[8] P. Reviriego, Mark F. Flanagan, Shih-Fu Liu and J. Maestro (2012), “Multiple cell upset correction in memories using different set codes,” IEEE Trans. On Circuits and Systems., vol. 59, no. 11, pp. 2592-2599.
[9] P. Reviriego, J.A. Maestro, Luis-J. Saiz-Adalid and S. Pontarelli (2014), “MCU tolerance in SRAMs through low-redundancy triple adjacent error correction,” IEEE Trans. On very large scale integration (VLSI) systems., pp. 1-5.
[10] Kenneth S. Andrews, D. Divsalar, S. Dolinar, J. Hamkins, C. R. Jones and F. Pollara (2007), “The development of Turbo and LDPC codes for Deep-space applications,” Procs. of the IEEE, vol. 95, no. 11, pp. 2142- 2156.
[11] D. Digdharsini, D. Mishra, S. Mehta and TVS Ram (2019), “FPGA implementation of FEC Encoder with BCH and LPDC codes for DVB S2 system,” Inter. Conf. on Signal processing and Integrated Networks, pp. 78-81.
[12] Q. Martin and A. George (2012), “Scrubbing optimization via availability prediction (SOAP) for reconfigurable space computing,” IEEE conf. on high performance extreme computing (HPEC), pp. 1-6..

How to Cite This Article:
P.Praveen Kumar, V.Susmitha, K.Rajesh, Shaik Idrus Basha, B.Thilak . Implementation of Error Detection and Correction Codes for Space Engineering Applications using VLSI . ijetms;7(s1):149-156. DOI: 10.46647/ijetms.2023.v07si01.023