Design and Implementation of Area Efficient 16-bit Carry Skip Adder

AUTHOR(S)

E.Kumar, M.Surekha, B.Jagadeesh, P.Venkata Sai Ramakrishna, N.V.S.S Sujith, B.Manjunadha

DOI: https://doi.org/10.46647/ijetms.2023.v07i02.041

ABSTRACT
Adders are fundamental unit in many computer systems. One of the most efficient adder architectures in terms of delay and area is the carry-skip adder. In this paper an area efficient 16-bit carry-skip adder to achieve high speed and low area were designed. CSA is a rapid adder that is used in data processing systems to execute quick arithmetic operations. As a result, a Modified Carry Skip Adder (MCSA) is developed using a single Ripple Carry Adder (RCA) and a Binary to Excess-1 Converter (BEC) instead of twin RCAs to save size while sacrificing speed. The design is coded in VHDL and its area and delay are analyzed using Xilinx ISE 14.7. The hardware simulation is done in Xilinx Spartan 3E FPGA.

Page No: 339 - 344

References:

• B. Ramkumar, Harish M Kittur “Low power and Area efficient  carry   select adder,”IEEE Trans,Vol.20,Feb 2012.
• Shivani Parmar and Kirat pal Singh,”Design of high speed hybrid carry select adder”, IEEE  2012.
• Garish Kumar Wadhwa, Amit Grover, Neeti Grover and Gurpreet singh,” An Area-Efficient Carry Skip adder Design by using 180nm Technology”, International Journal of Advanced Science and Applications, Vol. 4, No. 1,2013.
• Behnam Amelifard, Farzan Fallah and Massoud Pedram, “Closing the gap between Carry Skip adder and Ripple Carry Adder: a new class of low-power high-performance adders”, Sixth International Symposium on Quality of Electronic Design, pp.148- 152. April 2005.
• J. M. Rabaey, “Digital Integrated Circuits- A Design Perspective”, New Jersey, Prentice-Hall, 2001. [5] T.- Y. Chang and M.-J. Hsiao“ Carry-Select Adder using single Ripple-Carry Adder”, Electronics letters, vol.34, pp.2101-2103, October 1998.
• T. Y. Ceiang and M. J. Hsiao,”Carry-select adder using single ripple carry adder”, Electron Let, vol.34,no.22,oct-2013.
• Shivani Parmar and Kirat Pal Singh,”Design of High Speed Carry Skip adder”, IEEE, 2012.
• Yuke Wang, C. Pai, and Xiaoyu Song, „‟The design of hybrid Carry-Look ahead/ Carry–Select Adders‟‟, IEEE transaction on Circuits and Systems II: Analog and Digital Processing, vol.49, pp.16-24, January 2002.
• Youngjoon Kim and Lee-Sup Kim, “64-bit carryselect adder with reduced area”, Electronics Letters, vol.37, issue 10, pp.614-615, May 2001.
• Youngjoon Kim and Lee-Sup Kim, “A low power Carry Skip adder with reduced area”, IEEE International Symposium on Circuits and Systems, vol.4, pp.218-221, May 2001.
• Ms. S.Manjui, Mr. V. Sornagopae, “ An Efficient SQRT Architecture of   Carry Select Adder Design by Common Boolean Logic” ,IEEE, 2013.
• U,Sreenivasulu and T.Venkata Sridhar, “Implementation of an 4-bit ALU using Low power and Area efficient  carry   select adder ”,  International Conference on ELECTRONICS AND Communication Engineering,20 May2012.
• B.Ramkumar, Harish M Kittur and P.Mahesh Kannan, “ASIC implementation of Modified Faster Carry Save Adder”, European Journal of Scientific Research, vol.42, pp.53-58, 2010.
• Kuldeep Rawat, Tarek Darwish and Magdy Bayoumi, “A low power and reduced area Carry Skip adder”, 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467- 470, March 2002.
• R.Uma, Vidya Vijayan, M.Mohanapriya, Sharon Paul, “Area, Delay and Power Comparison of Adder Topologies”, International Journal of VLSI Design & Communication Systems, Vol. 3, No. 1, pp. 153-168, Feb 2012.




How to Cite This Article:
E.Kumar, M.Surekha, B.Jagadeesh, P.Venkata Sai Ramakrishna, N.V.S.S Sujith, B.Manjunadha . Design and Implementation of Area Efficient 16-bit Carry Skip Adder . ijetms;7(2):339-344. DOI: 10.46647/ijetms.2023.v07i02.041